

IN THE CLAIMS

1. (*Withdrawn*) A process for forming a contact for a semiconductor device comprising:

forming a first compound semiconductor layer, wherein: the first compound semiconductor material layer includes a first compound

5 semiconductor material and has a first conductivity type;

forming a second compound semiconductor layer, wherein the second compound semiconductor layer includes a second compound semiconductor material and has a second conductivity type; and the second conductivity type is opposite the first conductivity type;

10 patterning the second semiconductor layer to define an opening with a wall; and

forming a third compound semiconductor material at least partially within the opening, wherein: the third compound semiconductor material has the first conductivity type and a dopant concentration that is higher than a dopant

15 concentration of the first compound semiconductor layer; and the third compound semiconductor material is electrically connected to the first compound semiconductor layer and is insulated from the second compound semiconductor layer.

2. (*Withdrawn*) The process of claim 1, wherein the third compound semiconductor material is formed by sputtering.
3. (*Withdrawn*) The process of claim 1, wherein each of the first, second, and third compound semiconductor materials include at least two Group IVA elements.
4. (*Withdrawn*) The process of claim 1, wherein each of the first, second, and third compound semiconductor materials include silicon carbide.
5. (*Withdrawn*) The process of claim 1, further comprising forming a metal layer above and electrically connected to the third compound semiconductor material.
6. (*Withdrawn*) The process of claim 5, wherein an electrical connection between the third compound semiconductor material and the metal layer is ohmic.
7. (*Withdrawn*) The process of claim 5, wherein the metal layer comprises aluminum.

8. (*Withdrawn*) The process of claim 1 further comprising forming a third compound semiconductor layer before forming the first compound semiconductor layer, wherein the third compound semiconductor layer includes a fourth compound semiconductor material and has the second conductivity type.

9. (*Currently Amended*) A semiconductor device comprising:

a first active layer including a first compound semiconductor material and having a first conductivity type;

a second active layer including a second compound semiconductor material and having a second conductivity type opposite the first conductivity type, wherein the second active layer contacts the first active layer;

a third active layer including a third compound semiconductor material and having the first conductivity type, wherein the third active layer contacts the second active layer, and a combination of the first, second, and third active layer are at least part of a transistor;

an opening **defined by said second and third active layers, said opening** extending through the third active layer and, said opening contacting **and terminating within** the second active layer;

a fourth compound semiconductor material at least partially within the opening, wherein the fourth compound semiconductor material has the second conductivity type and a dopant concentration higher than **the** dopant

concentration of the second active layer[[:]] and is electrically connected to the second active layer; and

an insulating layer at least partially within the opening, wherein the
20 insulating layer lies between the third active layer and the fourth compound semiconductor material.

10. (*Original*) The device of claim 9, where each of the first, second, third, and fourth compound semiconductor material include at least two Group IVA elements.

11. (*Original*) The device of claim 9, where the first, second, third, and fourth compound semiconductor material comprise silicon carbide.

12. (*Original*) The device of claim 9, further comprising electrical contacts to the third active layer and the fourth compound semiconductor material.

13. (*Original*) The device of claim 12, wherein the electrical contacts are ohmic.

14. (*Previously Presented*) The device of claim 13, wherein the device further comprises a second insulating layer on the surface of the third active layer

and surfaces of the second insulating layer and the metal contacts furthest from the substrate lie in substantially a same plane.

15. (*Original*) The device of claim 9, wherein the second active layer has a thickness in a range of approximately 0.1 - 2 microns thick.